

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/623,392	07/18/2003	Peyman Hadizad	ONS00505 4620		
7590 03/31/2005			EXAMINER		
James J. Stipanuk			NGUYEN, KHIEM D		
Semiconductor Components Industries L.L.C.			ART UNIT	PAPER NUMBER	
Patent Administration Dept - MD/A700 P.O. Box 62890			2823	TALERNOMBER	
Phoenix, AZ 85082-2890			2023		
			DATE MAILED: 03/31/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

•	U			
• . •	Application No.	Applicant(s)		
	10/623,392	HADIZAD, PEYMAN		
Office Action Summary	Examiner	Art Unit		
	Khiem D. Nguyen	2823		
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	correspondence address		
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).		
Status				
 Responsive to communication(s) filed on <u>01 Fe</u> This action is FINAL. Since this application is in condition for allowar closed in accordance with the practice under E 	action is non-final. nce except for formal matters, pro			
Disposition of Claims	panto quajio, 1000 0.0. 11, 10			
4) Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) Claim(s) is/are allowed. 6) Claim(s) 1-20 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or Application Papers 9) The specification is objected to by the Examine 10) The drawing(s) filed on 29 October 2003 is/are: Applicant may not request that any objection to the or	vn from consideration. r election requirement. r. a)⊠ accepted or b)□ objected drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).		
Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Ex				
Priority under 35 U.S.C. § 119				
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list of the priority documents.	s have been received. s have been received in Applicati ity documents have been receive (PCT Rule 17.2(a)).	on No ed in this National Stage		
Attachment(s) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:			

Art Unit: 2823

DETAILED ACTION

New Grounds of Rejection


Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:


- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 1, 4, 5, 7-12, 14-18, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Blanchard (U.S. Patent 4,914,058) in view of Yanagisawa (U.S. Pub. 2005/0032280).

In re claim 1, <u>Blanchard</u> discloses a method of making a semiconductor vertical FET device comprising the steps of: providing a body of semiconductor material comprising a first conductivity type (N-type), wherein the body of semiconductor material has an upper surface and a lower surface opposing the upper surface, wherein the lower surface provides a drain contact; forming a first trench 31 in the body of semiconductor material and extending from the upper surface, wherein the first trench has a first width (unlabeled), a first depth (unlabeled) from the upper surface, first sidewalls 41, and a first bottom surface 42 (col. 3, line 60 to col. 5, line 3 and FIGS. 4a-b);

Art Unit: 2823




forming a second trench (unlabeled) within the first trench, wherein the second trench has a second width (unlabeled), a second depth (unlabeled) from the first surface, second sidewalls 43 and a second bottom surface 42a (col. 5, lines 4-32 and FIG. 4g);



forming a first source region 21a in the body of semiconductor material extending from the upper surface and spaced apart from the first trench (col. 5, line 33 to col. 6, line 37 and FIGS 3-10).

Art Unit: 2823



Blanchard does not explicitly disclose introducing a dopant of a second conductivity type into at least a portion of the second sidewalls and the second bottom surface to form a doped gate region, wherein the doped gate region extends into the body of semiconductor material as recited in the independent claim 1.

Yanagisawa, however, discloses introducing a dopant (boron ions) of a second conductivity type into at least a portion of the second sidewalls and the second bottom surface of the trench to form a doped gate region 106a, wherein the doped gate region extends into the body of semiconductor material 101 (page 2, paragraph [0039] and page 7, paragraphs [0018]-[0019] and FIG. 5).

Art Unit: 2823





FIG. 5

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teaching of Blanchard and Yanagisawa to enable the process of introducing a dopant of a second conductivity type into at least a portion of the second sidewalls and the second bottom surface to form a doped gate region of Blanchard to be performed and furthermore to obtain the structure of a power semiconductor element having a trench gate (page 1, paragraph [0003], Yanagisawa).

In re claim 4, <u>Blanchard</u> discloses that the step of forming the second trench comprises the steps of: depositing a spacer layer 40 over the upper surface and the first trench 31; etching back the spacer layer to form spacers that cover first sidewalls 41 and a portion of the first bottom surface 42 leaving a self-aligned opening in the dielectric layer to expose a remaining portion of the bottom surface; and etching the second trench through the opening (col. 5, lines 4-10 and FIG. 4f).

Art Unit: 2823




In re claim 5, <u>Yanagisawa</u> discloses that the step of introducing the dopant of the second conductivity type comprises implanting the dopant into the second sidewalls and the second bottom surface (page 2, paragraph [0039] and page 7, paragraphs [0018]-[0019] and FIG. 5).

In re claim 7, **Blanchard** discloses that the method of claim 1 further comprising the steps of: forming a first passivation layer over the doped gate region; and forming a second passivation layer over the first passivation layer (FIGS. 4g-h).

In re claim 8, <u>Blanchard</u> discloses that the step of forming the second passivation comprises the steps of: depositing a dielectric material over the first passivation layer; and planarizing the dielectric material to form the second passivation layer (FIGS. 4g-h).

In re claim 9, <u>Blanchard</u> discloses that the method of claim 1 further comprising the step forming a second source region 21b in the body of semiconductor material spaced apart from the first trench 31, wherein the first trench is between the first 21a and the second sources 21b (col. 5, lines 49-65 and FIG. 4i).

Art Unit: 2823




In re claim 10, <u>Blanchard</u> discloses that the step of forming the first trench 31 includes etching the first trench using one of reactive ion etching (RIE) and electron cyclotron resonance etching (col. 4, lines 47-53).

In re claim 11, <u>Blanchard</u> discloses that the step of forming the second trench includes etching the second trench using one of reactive ion etching and electron cyclotron resonance etching (col. 5, lines 3-36).

In re claim 12, <u>Blanchard</u> discloses a process of making a compound semiconductor vertical FET device comprising the steps of: forming a first groove 31 in a compound semiconductor layer of a first conductivity type, wherein the first groove has first sidewalls 41, and a first lower surface 42, and wherein the first groove extends from a first surface of the compound semiconductor layer (col. 3, line 60 to col. 5, line 3 and FIGS. 4a-b); forming a second groove (unlabeled) within the first groove, wherein the second groove has second sidewalls 43 and a second lower surface 42a (col. 5, lines 4-32 and FIG. 4g); doping the second lower surface and at least a portion of the second sidewalls with a second conductivity type dopant to form a gate region (col. 5, lines 33-

Art Unit: 2823

48 and FIG. 4h); forming a first source region 21a of the first conductivity type in the compound semiconductor layer adjacent to the first groove (col. 5, lines 49-65 and FIG. 4i); forming a source contact 50 to the first source region 21a; forming a gate contact 49 coupled to the gate region 34; and forming a drain contact 51 on a second surface of the compound semiconductor layer (col. 6, line 64 to col. 7, line 15 and FIGS. 3-10);



Blanchard does not explicitly disclose doping the second lower surface and at least a portion of the second sidewalls with the second conductivity type dopant to form a gate region as recited in the independent claim 12.

Yanagisawa, however, discloses introducing a dopant (boron ions) of a second conductivity type into at least a portion of the second sidewalls and the second bottom surface of the trench to form a doped gate region 106a, wherein the doped gate region


extends into the body of semiconductor material **101** (page 2, paragraph [0039] and page 7, paragraphs [0018]-[0019] and FIG. 5).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teaching of Blanchard and Yanagisawa to enable the process of introducing a dopant of a second conductivity type into at least a portion of the second sidewalls and the second bottom surface to form a doped gate region of Blanchard to be performed and furthermore to obtain the structure of a power semiconductor element having a trench gate (page 1, paragraph [0003], Yanagisawa).

In re claim 14, **Blanchard** discloses that the process of claim 12 further comprising the step of filling the second groove and at least a portion of the first groove with a passivation layer (FIGS. 4g-h).

In re claim 15, **Blanchard** discloses that the step of doping the second lower surface and at least a portion of the second sidewalls includes ion implanting a second conductivity type dopant species (col. 5, lines 33-48).


In re claim 16, <u>Blanchard</u> discloses that the step of forming the second groove comprises the steps of: forming spacers on the first sidewalls 41 leaving an opening over the first lower surface 42; and etching the second groove in the compound semiconductor through the opening (col. 5, lines 4-24 and FIGS. 4d-f).



In re claim 17, **Blanchard** discloses that the steps of forming the first and second grooves including forming first and second grooves having substantially straight sidewall surfaces (FIG. 4f).

In re claim 18, <u>Blanchard</u> discloses a method for forming a compound semiconductor FET device comprising the steps of: providing a body of compound semiconductor material including a support wafer 10 of a first conductivity type (N-type) and a first dopant level and an epitaxial layer 11 formed over the support wafer, wherein the epitaxial layer is of the first conductivity type (N-type) and has a second dopant level lower than the first dopant level (col. 3, line 60 to col. 4, line 14 and FIG. 4a);

Art Unit: 2823



forming a plurality of spaced apart first doped regions 21a, 21b of the first conductivity type (N-type) in the epitaxial layer (col. 5, lines 49-65 and FIG. 4i); forming a plurality of first trenches 31 in the epitaxial layer, wherein each first trench is between a pair of first doped regions 21a, 21b (col. 5, lines 49-65 and FIG. 4i); forming a plurality of second trenches in the epitaxial layer, wherein one second trench is within one first trench (col. 5, lines 4-32 and FIG. 4g); doping at least portions of sidewall surfaces and lower surfaces of each second trench to form a plurality of doped gate regions (col. 5, line 33 to col. 6, line 37 and 4h); coupling the plurality of spaced apart first doped regions 21a, 21b, with a first contact layer 50; coupling the plurality of doped gate regions 34 to a gate contacting region 49; and forming a drain contact 51 a lower surface of the support wafer 41 (col. 6, line 64 to col. 7, line 15 and FIG. 7);

Blanchard does not explicitly disclose wherein the plurality of doped gate regions extend into the body of compound semiconductor material as recited in the independent claim 18.

Yanagisawa, however, discloses introducing a dopant (boron ions) of a second conductivity type into at least a portion of the second sidewalls and the second bottom

Art Unit: 2823

surface of the trench to form a plurality doped gate region 106a, wherein the plurality doped gate region extends into the body of semiconductor material 101 (page 2, paragraph [0039] and page 7, paragraphs [0018]-[0019] and FIG. 5).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teaching of Blanchard and Yanagisawa to enable the process of introducing a dopant of a second conductivity type into at least a portion of the second sidewalls and the second bottom surface to form a doped gate region of Blanchard to be performed and furthermore to obtain the structure of a power semiconductor element having a trench gate (page 1, paragraph [0003], Yanagisawa).


In re claim 20, **Blanchard** discloses that the step of doping the sidewall surfaces and lower surfaces includes ion implanting a dopant of the second conductivity type dopant species (col. 5, lines 33-48).

2. Claims 2, 3, 6, 13, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Blanchard (U.S. Patent 4,914,058) in view of Yanagisawa (U.S. Pub. 2005/0032280) as applied to claims 1, 4, 5, 7-12, 14-18, and 20 above, and further in view of Tews et al. (U.S. Patent 6,335,247) and Plumton et al. (U.S. Patent 6,229,197).

In re claim 2, **Blanchard** does not explicitly disclose that the step of providing the body of semiconductor material comprises providing a III-V semiconductor substrate having a first dopant concentration and a first epitaxial layer formed on a surface of the semiconductor substrate, wherein the first epitaxial layer has a second dopant concentration less than the first dopant concentration.

Art Unit: 2823

<u>Tews</u>, however, discloses providing the body of semiconductor material comprising a III-V semiconductor substrate (gallium arsenide) having a first dopant concentration and a first epitaxial layer formed on a surface of the semiconductor substrate, wherein the first epitaxial layer has a second dopant concentration less than the first dopant concentration (col. 5, lines 12-33 and FIG. 3A).



Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teaching of Blanchard, Yanagisawa and Plumton to enable the process of providing a III-V semiconductor substrate having a first dopant concentration and a first epitaxial layer formed on a surface of the semiconductor substrate of Blanchard to be performed and furthermore to decrease the size of the semiconductor devices located on integrated circuits (col. 2, lines 13-15, Tews).

Additionally, **Plumton**, also discloses a method of making a semiconductor vertical FET device having the step of providing the body of semiconductor material comprises providing a III-V semiconductor substrate having a first dopant concentration and a first epitaxial layer formed on a surface of the semiconductor substrate, wherein the first epitaxial layer has a second dopant concentration less than the first dopant concentration (col. 1, line 62 to col. 2, line 64). Therefore, it would have been obvious to

Application/Control Number: 10/623,392 Page 14

Art Unit: 2823

one of ordinary skill in the art at the time of the invention was made to combine the teaching of Blanchard, Yanagisawa and Plumton to enable the process of providing a III-V semiconductor substrate having a first dopant concentration and a first epitaxial layer formed on a surface of the semiconductor substrate of Blanchard to be performed and furthermore to enhance device performance (col. 1, lines 57-59, Plumton).

In re claim 3, <u>Plumton</u> discloses that the step of providing the body of semiconductor material comprises providing a body of semiconductor material comprising GaAs (col. 1, line 62 to col. 2, line 64).

In re claim 6, <u>Plumton</u> discloses that the step of implanting the dopant species includes implanting one of beryllium and carbon (col. 7, lines 16-44).

In re claim 13, <u>Plumton</u> discloses that the step of forming the first groove includes forming the first groove in a compound semiconductor layer comprising one of GaAs and InP (col. 1, line 62 to col. 2, line 64).

In re claim 19, <u>Plumton</u> discloses providing the body of compound of semiconductor material includes providing a body of compound semiconductor material comprising one of GaAs and InP (col. 1, line 62 to col. 2, line 64).

Response to Applicant's Amendment and Arguments

Applicant's arguments with respect to claims 1-20 have been considered but are moot in view of the new ground(s) of rejection.

Applicant contends that the Blanchard reference fails to show introducing a dopant of a second conductivity type into at least a portion of the second sidewalls and the

Art Unit: 2823

second bottom surface to form a doped gate region, wherein the doped gate region extends into the body of semiconductor material.

In response to Applicant's contention that the Blanchard reference fails to show introducing a dopant of a second conductivity type into at least a portion of the second sidewalls and the second bottom surface to form a doped gate region, wherein the doped gate region extends into the body of semiconductor material, Examiner respectfully disagrees. Since Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. The newly discovered reference Yanagisawa (U.S. Pub. 2005/0032280) discloses introducing a dopant (boron ions) of a second conductivity type into at least a portion of the second sidewalls and the second bottom surface of the trench to form a doped gate region 106a, wherein the doped gate region extends into the body of semiconductor material 101 (page 2, paragraph [0039] and page 7, paragraphs [0018]-[0019] and FIG. 5).




FIG. 5

For this reason, Examiner holds the Rejection proper.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khiem D. Nguyen whose telephone number is (571) 272-1865. The examiner can normally be reached on Monday-Friday (8:30 AM - 5:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (571) 272-1855. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/623,392 Page 17

Art Unit: 2823

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

K.N. March 23rd, 2005

